



Attorney Docket: 040301/0578

#18
6-6-03
J. Arthur

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Nobutoshi AOKI et al.

Title: SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING
INSULATED GATE FIELD EFFECT TRANSISTOR AND METHOD
OF MANUFACTURING THE SAME

Appl. No.: 09/440,928

Filing Date: November 16, 1999

Examiner: S. Rao

Art Unit: 2814

RECEIVED
MAY 30 2003
TECHNOLOGY CENTER 2800

**PROPOSED CHANGES TO THE DRAWINGS AND
SUBMISSION OF CORRECTED FORMAL DRAWINGS**

Commissioner for Patents
PO Box 1450
Alexandria, Virginia 22313-1450

Sir:

Applicants propose to amend FIG 3 as shown in red on the attached copy of the drawing. A corrected formal drawing showing FIGS. 3(A) and 3(B) is also attached herewith.

Respectfully submitted,

Aaron C. Chatterjee

Richard L. Schwaab
Registration No. 25,479

May 27, 2003 (Tuesday after holiday)

Date

FOLEY & LARDNER
3000 K Street, N.W., Suite 500
Washington, D. C. 20007-5109
(202) 672-5300

Aaron C. Chatterjee
Registration No. 41,398